The increasing complexity of PMICs requires advanced verification techniques beyond traditional simulation. This thesis extends a previous FPGA-based emulation of a PMIC by adding a system for real-time signal monitoring in order to give better visibility into the internal behavior of the design. Using high-speed data capture and visualization tools, this solution helps identify issues more quickly, making debugging easier and improving the overall reliability and speed of the development process.
Real-Time Data Logging Activity for automotive IC's emulated on Zynq FPGA
BELLIN, SOFIA
2024/2025
Abstract
The increasing complexity of PMICs requires advanced verification techniques beyond traditional simulation. This thesis extends a previous FPGA-based emulation of a PMIC by adding a system for real-time signal monitoring in order to give better visibility into the internal behavior of the design. Using high-speed data capture and visualization tools, this solution helps identify issues more quickly, making debugging easier and improving the overall reliability and speed of the development process.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
Bellin_Sofia.pdf
Accesso riservato
Dimensione
4.22 MB
Formato
Adobe PDF
|
4.22 MB | Adobe PDF |
The text of this website © Università degli studi di Padova. Full Text are published under a non-exclusive license. Metadata are under a CC0 License
Utilizza questo identificativo per citare o creare un link a questo documento:
https://hdl.handle.net/20.500.12608/86896