The increasing demand for robust and process-portable analog design solutions necessitates efficient automation techniques to address shrinking time-to-market timelines. This thesis presents a design automation flow for the rapid generation of a bandgap-based Power-On-Reset (PoR) circuit using the AnaGen methodology. The proposed approach integrates Python-based MOSAIC Environment with the Cadence Virtuoso design environment through the SKILL Interface to automate the sizing, simulation, and verification of the final circuit. By leveraging the AnaGen methodology, designers can produce a functional PoR circuit that meets desired specifications across multiple process nodes with minimal manual intervention. The automation framework not only significantly reduces human error but also achieves a notable reduction in design time compared to conventional methods. To validate this approach, a bandgap-based PoR circuit was sized and verified across a variety of process technologies. The results demonstrate that the automated design process produces circuits satisfying performance, stability, and area constraints consistently across technology nodes, requiring virtually no redesign. By eliminating repeated manual design iterations, the framework accelerates analog IP generation, making it a versatile tool for process-portable designs in industrial applications.

The increasing demand for robust and process-portable analog design solutions necessitates efficient automation techniques to address shrinking time-to-market timelines. This thesis presents a design automation flow for the rapid generation of a bandgap-based Power-On-Reset (PoR) circuit using the AnaGen methodology. The proposed approach integrates Python-based MOSAIC Environment with the Cadence Virtuoso design environment through the SKILL Interface to automate the sizing, simulation, and verification of the final circuit. By leveraging the AnaGen methodology, designers can produce a functional PoR circuit that meets desired specifications across multiple process nodes with minimal manual intervention. The automation framework not only significantly reduces human error but also achieves a notable reduction in design time compared to conventional methods. To validate this approach, a bandgap-based PoR circuit was sized and verified across a variety of process technologies. The results demonstrate that the automated design process produces circuits satisfying performance, stability, and area constraints consistently across technology nodes, requiring virtually no redesign. By eliminating repeated manual design iterations, the framework accelerates analog IP generation, making it a versatile tool for process-portable designs in industrial applications.

Design automation of a process portable Bandgap based Power-On-Reset circuit using the AnaGen Methodology

BALZAN, ALESSANDRO
2024/2025

Abstract

The increasing demand for robust and process-portable analog design solutions necessitates efficient automation techniques to address shrinking time-to-market timelines. This thesis presents a design automation flow for the rapid generation of a bandgap-based Power-On-Reset (PoR) circuit using the AnaGen methodology. The proposed approach integrates Python-based MOSAIC Environment with the Cadence Virtuoso design environment through the SKILL Interface to automate the sizing, simulation, and verification of the final circuit. By leveraging the AnaGen methodology, designers can produce a functional PoR circuit that meets desired specifications across multiple process nodes with minimal manual intervention. The automation framework not only significantly reduces human error but also achieves a notable reduction in design time compared to conventional methods. To validate this approach, a bandgap-based PoR circuit was sized and verified across a variety of process technologies. The results demonstrate that the automated design process produces circuits satisfying performance, stability, and area constraints consistently across technology nodes, requiring virtually no redesign. By eliminating repeated manual design iterations, the framework accelerates analog IP generation, making it a versatile tool for process-portable designs in industrial applications.
2024
Design automation of a process portable Bandgap based Power-On-Reset circuit using the AnaGen Methodology
The increasing demand for robust and process-portable analog design solutions necessitates efficient automation techniques to address shrinking time-to-market timelines. This thesis presents a design automation flow for the rapid generation of a bandgap-based Power-On-Reset (PoR) circuit using the AnaGen methodology. The proposed approach integrates Python-based MOSAIC Environment with the Cadence Virtuoso design environment through the SKILL Interface to automate the sizing, simulation, and verification of the final circuit. By leveraging the AnaGen methodology, designers can produce a functional PoR circuit that meets desired specifications across multiple process nodes with minimal manual intervention. The automation framework not only significantly reduces human error but also achieves a notable reduction in design time compared to conventional methods. To validate this approach, a bandgap-based PoR circuit was sized and verified across a variety of process technologies. The results demonstrate that the automated design process produces circuits satisfying performance, stability, and area constraints consistently across technology nodes, requiring virtually no redesign. By eliminating repeated manual design iterations, the framework accelerates analog IP generation, making it a versatile tool for process-portable designs in industrial applications.
Python
Analog Design
Integrated Circuits
EDA
Algorithms
File in questo prodotto:
File Dimensione Formato  
Balzan_Alessandro.pdf

embargo fino al 03/12/2028

Dimensione 3.76 MB
Formato Adobe PDF
3.76 MB Adobe PDF

The text of this website © Università degli studi di Padova. Full Text are published under a non-exclusive license. Metadata are under a CC0 License

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/20.500.12608/99632