Characterization of ESD protection structures for 65 nm CMOS technology

ESD phenomena are well known to be extremely dangerous for microelectronic devices. This thesis deals with failures induced by ESD phenomena, starting from the description of main charging events up to the physics beyond the operation of different devices under high current regime. Novel implementations developed in the last years to increase the devices behavior under ESD event was introduced.