Sfoglia per Relatore  

Opzioni
Vai a: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Mostrati risultati da 11 a 30 di 55
Tipologia Anno Titolo Titolo inglese Autore File
Lauree magistrali 2021 Buck DCDC converter efficiency optimization at light-load current regimes Buck DCDC converter efficiency optimization at light-load current regimes CICOGNANI, ANDREA
Lauree magistrali 2022 Co-design di un Oscillatore in Classe D e Convertitore DC-DC Dedicato Co-design of a Class-D Oscillator and Dedicated DC-DC Power Converter VETTORELLO, LUCA
Lauree magistrali 2023 Convertitore DC-DC completamente integrato che utilizza oscillatori LC di classe D accoppiati elettromagneticamente Fully Integrated DC–DC Converter Using Electromagnetically Coupled Class-D LC Oscillators MODENESE, STEFANO
Lauree magistrali 2013 Design and development of an embedded flash memory integrated simulator for the automotive microcontroller firmware validation - Guerra, Roberto
Lauree magistrali 2012 Design of a 10GHz IF-receiver for backhaul gbit point to point communication link in SiGe bipolar technology - Pieretti, Tommaso
Lauree magistrali 2023 Design of a 30-GHz inductorless amplifier in a 16-nm CMOS FinFET technology Design of a 30-GHz inductorless amplifier in a 16-nm CMOS FinFET technology LONGO, MARCO
Lauree magistrali 2014 Design of a Built-In Test Equipment for a X-band phased array radar system in SiGe BiCMOS technology - Calabrò, Rocco
Lauree magistrali 2023 Design of a D-Band Power Amplifier for Radar Applications in 28nm CMOS Technology Design of a D-Band Power Amplifier for Radar Applications in 28nm CMOS Technology GAMBARUCCI, SERGIO
Lauree magistrali 2021 Design of a Doherty Power Amplifier in GaN Technology for 5G Applications Design of a Doherty Power Amplifier in GaN Technology for 5G Applications PARENZAN RUPENA, MARCO
Lauree magistrali 2022 Design of a high-power and low-noise transmit-receive front-end module for WiFi6/6e Design of a high-power and low-noise transmit-receive front-end module for WiFi6/6e POLLIN, ANDREA
Lauree magistrali 2024 Design of a highly linear WiFi6/6E Front-End RFIC in SiGe BiCMOS technology Design of a highly linear WiFi6/6E Front-End RFIC in SiGe BiCMOS technology PERSELLO, LUCA
Lauree magistrali 2023 Design of a Ka Band Low Noise Amplifier for satellite communication Design of a Ka Band Low Noise Amplifier for satellite communication DUCA, MARCO
Lauree magistrali 2014 Design of a low noise amplier for a X-band phased array radar system in SiGe BiCMOS technology - Vanin, Marco
Lauree magistrali 2014 Design of a Monostable for the controller of an innovative Buck regulator - Rasera, Nicola
Lauree magistrali 2015 Design of a Phase and Amplitude Detector for a wideband phased array system in SiGe BiCMOS technology - Dal Maistro, Daniele
Lauree magistrali 2023 Design of a Radiofrequency Power Amplifier in a 16nm-FinFET technology Design of a Radiofrequency Power Amplifier in a 16nm-FinFET technology PIACENZA, CARLO
Lauree magistrali 2021 Design of a UWB Pre-Driver Amplifier in 130 nm BiCMOS Technology for Sub-6GHz Applications Design of a UWB Pre-Driver Amplifier in 130 nm BiCMOS Technology for Sub-6GHz Applications REGIS, DAVIDE
Lauree magistrali 2015 Design of Programmable Phase Shifters and Attenuators in 130nm CMOS Technology - Kokorovic, Stefan
Lauree magistrali 2020 DEVELOPMENT OF METHODOLOGIES FOR AUTONOMOUS GENERATION OF ANALOG IC SUB-BLOCKS DEVELOPMENT OF METHODOLOGIES FOR AUTONOMOUS GENERATION OF ANALOG IC SUB-BLOCKS GALDEMAN, MARCO
Lauree magistrali 2023 Development of strategies for low quiescent DC-DC buck converters Development of strategies for low quiescent DC-DC buck converters BARBAGALLO, LUCA
Mostrati risultati da 11 a 30 di 55
Legenda icone

  •  file ad accesso aperto
  •  file ad accesso riservato
  •  file sotto embargo
  •  nessun file disponibile