Sfoglia per Relatore  

Opzioni
Vai a: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Mostrati risultati da 1 a 20 di 52
Tipologia Anno Titolo Titolo inglese Autore File
Lauree magistrali 2010 A 24GHz Synchronized Super-regenerative receiver in 65nm CMOS - Gini, Fabio
Lauree magistrali 2021 A 10GHz integrated LC-DCO underneath a single-turn inductor in 28-nm CMOS A 10GHz integrated LC-DCO underneath a single-turn inductor in 28-nm CMOS BAIESI FIETTA, EDOARDO
Lauree magistrali 2023 A Comparative Study of Class-B and Class-F LC DCOs in 28 nm CMOS for High-Performance PLLs A Comparative Study of Class-B and Class-F LC DCOs in 28 nm CMOS for High-Performance PLLs NAGELSCHMIED, CHRISTIAN
Lauree magistrali 2021 A study to improve the performance of an automotive LED current sense amplifier A study to improve the performance of an automotive LED current sense amplifier MASIN, MICHAEL
Lauree triennali 2022 AgriDrone: Implementazione di un sistema di monitoraggio tramite drone per la gestione dell'agricoltura di precisione AgriDrone: Implementation of a drone-based monitoring system for precision agriculture management. GIRARDELLO, SOFIA
Lauree specialistiche 2010 Analisi e progetto di un amplificatore a basso rumore e basso consumo di potenza in tecnologia CMOS da 0,13 µm - Gaiga, Isacco
Lauree magistrali 2021 Analog generator for a driver of a boost dc-dc converter Analog generator for a driver of a boost dc-dc converter DEMIRI, DAVID
Lauree magistrali 2023 Analysis and design of an integrated DC-DC Buck converter in a nanoscale FinFET technology Analysis and design of an integrated DC-DC Buck converter in a nanoscale FinFET technology BALDO, ALESSANDRO
Lauree magistrali 2023 Analysis and methods to evaluate the stability of cascaded DC-DC Buck converters Analysis and methods to evaluate the stability of cascaded DC-DC Buck converters FORMAGGIO, ALESSANDRO
Lauree magistrali 2021 Buck DCDC converter efficiency optimization at light-load current regimes Buck DCDC converter efficiency optimization at light-load current regimes CICOGNANI, ANDREA
Lauree magistrali 2022 Co-design di un Oscillatore in Classe D e Convertitore DC-DC Dedicato Co-design of a Class-D Oscillator and Dedicated DC-DC Power Converter VETTORELLO, LUCA
Lauree magistrali 2023 Convertitore DC-DC completamente integrato che utilizza oscillatori LC di classe D accoppiati elettromagneticamente Fully Integrated DC–DC Converter Using Electromagnetically Coupled Class-D LC Oscillators MODENESE, STEFANO
Lauree magistrali 2013 Design and development of an embedded flash memory integrated simulator for the automotive microcontroller firmware validation - Guerra, Roberto
Lauree magistrali 2012 Design of a 10GHz IF-receiver for backhaul gbit point to point communication link in SiGe bipolar technology - Pieretti, Tommaso
Lauree magistrali 2023 Design of a 30-GHz inductorless amplifier in a 16-nm CMOS FinFET technology Design of a 30-GHz inductorless amplifier in a 16-nm CMOS FinFET technology LONGO, MARCO
Lauree magistrali 2014 Design of a Built-In Test Equipment for a X-band phased array radar system in SiGe BiCMOS technology - Calabrò, Rocco
Lauree magistrali 2023 Design of a D-Band Power Amplifier for Radar Applications in 28nm CMOS Technology Design of a D-Band Power Amplifier for Radar Applications in 28nm CMOS Technology GAMBARUCCI, SERGIO
Lauree magistrali 2021 Design of a Doherty Power Amplifier in GaN Technology for 5G Applications Design of a Doherty Power Amplifier in GaN Technology for 5G Applications PARENZAN RUPENA, MARCO
Lauree magistrali 2022 Design of a high-power and low-noise transmit-receive front-end module for WiFi6/6e Design of a high-power and low-noise transmit-receive front-end module for WiFi6/6e POLLIN, ANDREA
Lauree magistrali 2023 Design of a Ka Band Low Noise Amplifier for satellite communication Design of a Ka Band Low Noise Amplifier for satellite communication DUCA, MARCO
Mostrati risultati da 1 a 20 di 52
Legenda icone

  •  file ad accesso aperto
  •  file ad accesso riservato
  •  file sotto embargo
  •  nessun file disponibile